VLSI Engineering and Design Automation |
|||||||||||||||||||||
|
|
|||||||||||||||||||||
|
|||||||||||||||||||||
|
|||||||||||||||||||||
|
Instructions to the Candidates: 1. Candidates will not be admitted 30 minutes after the commencement of examination and not allowed to leave until one and half hour after the start of the exam. 2. The Application cum Hall Ticket with photo duly pasted has to be produced at the time of examination, failing which the candidate will not be allowed to appear for the examination. 3. Answers must be in black/blue ink. Sketch pen or ink of any other color is not allowed. 4. Adoption of any kind of unfair means at the time of examination or taking part in any act of impersonation will render the applicant liable for cancellation of his/ her script and forfeiture of his/ her claim for appearing for the examination. Decision of the Chief Superintendent of the Examination Center shall be final in all these matters. 5. Issue of Hall Ticket and appearance at the Entrance Examination does not automatically entitle a candidate for admission. 6. Mathematical Tables, Calculators, Pagers etc., will not be allowed into the Examination Hall. Cell phones should be switched off during examination. Candidates are instructed to be at the venue at least by 9:30 AM. Syllabus & Exam Pattern: Scope : B.Tech level Exam Duration :3 hours Testing Objectives :Logic Design/Number Systems/Micro Processors, C programming, Analytical/Aptitude & problem solving
|
||||||||||||||||||||
Home | Industy Insitute Partnership | Programs | Our online VLSI / Verilog engineering course | Faculty | Faq | Sitemap | Contact | Links © VEDA I I T., All Rights Reserved. Powered by: 365webcare |
|||||||||||||||||||||