Our EDA Tools

   

 
Logistics
Program Duration : Full Time 4 months (4 days a week)
Lecture Sessions : 3 hours per day
Lab & Design Practice : 5 hours per day
Important Dates
Date & Time of Examination : October 16, 2005
Last Date for submitting web application : October 10, 2005
D.D. for Rs.500/- drawn, should reach VEDA IIT by : October 13, 2005
Date of commencement of course : December 2005
Venue of Examination : JNTU, Kukatpally, Hyderabad


ELIGIBILITY
Final Year, Final Semester Students of B.E./B.Tech./ in ECE, EEE, CSE, EIE, IT and M.Sc Electronics. ( Those who have completed Engineering can also apply)

Selection Procedure
Purely on the basis of performance in Entrance Test and Interview. Admission limited to 25 seats.

Examination details
The test will be conducted in Digital hardware design basis, Microprocessors and controllers, programming and general aptitude etc. The test paper consists of objective type, short answer type, problem solving type and design based questions.

 

 

 
 
Home | Industy Insitute Partnership | Programs | Our online VLSI / Verilog engineering course | Faculty | Faq | Sitemap | Contact      


© VEDA I I T., All Rights Reserved.                                                                                                                                   Powered by:   365webcare